VHDL ○˒｜_append｜___｜20261015002033-02-•

VHDL source for a signed adder

(echo:: @ ᯤ)