Primary
ARM ○˒|Definition|1st|20260914170547-00-⌔
ARM architecture family - Wikipedia
ARM architecture family
ARM (stylised in lowercase as arm)1 is a family of RISC instruction set architectures for computer processors. Arm Holdings develops the instruction set architecture and licenses it to other companies, who build the physical devices that use the instruction set. It also designs and licenses cores that implement these instruction set architectures.
Due to their low costs, low power consumption, and low heat generation, ARM processors are useful for light, portable, battery-powered devices, including smartphones, laptops, and tablet computers, as well as embedded systems.2345 However, ARM processors are also used for desktops and servers, including Fugaku, the world’s fastest supercomputer from 20206 to 2022. With over 230 billion ARM chips produced,78 since at least 2003, and with its dominance increasing every year, ARM is the most widely used family of instruction set architectures.93101112
There have been several generations of the ARM design. The original ARM1 used a 32-bit internal structure but had a 26-bit address space that limited it to 64 MB of main memory. This limitation was removed in the ARMv3 series, which has a 32-bit address space, and several additional generations up to ARMv7 remained 32-bit. Released in 2011, the ARMv8-A architecture added support for a 64-bit address space and 64-bit arithmetic with its new 32-bit fixed-length instruction set.13 Arm Holdings has also released a series of additional instruction sets for different roles: the “Thumb” extensions add both 32- and 16-bit instructions for improved code density, while Jazelle added instructions for directly handling Java bytecode. More recent changes include the addition of simultaneous multithreading (SMT) for improved performance or fault tolerance.14
Printed 2026-09-14.
(echo:: @ ᯤ)
Link to original Footnotes
Formerly an acronym for Advanced RISC Machines and originally Acorn RISC Machine ↩
Wilson, Roger (2 November 1988). “Some facts about the Acorn RISC Machine”. Newsgroup: comp.arch. Retrieved 25 May 2007. ↩
Hachman, Mark (14 October 2002). “ARM Cores Climb into 3G Territory”. ExtremeTech. Retrieved 24 May 2018. ↩ ↩2
Turley, Jim (18 December 2022). “The Two Percent Solution”. Embedded. Retrieved 29 May 2026. ↩
“Snapdragon vs Intel: Buyer’s Guide to Next-Gen Processors”. Geekom. 26 September 2025. Retrieved 29 May 2026. ↩
Cutress, Ian (22 June 2020). “New #1 Supercomputer: Fujitsu’s Fugaku and A64FX take Arm to the Top with 415 PetaFLOPs”. anandtech.com. Archived from the original on 12 June 2025. Retrieved 25 January 2021. ↩
Segars, Simon (18 October 2021). “Arm Partners Have Shipped 200 Billion Chips”. Arm Newsroom. Retrieved 29 May 2026. ↩
“Enabling Mass IoT connectivity as ARM partners ship 100 billion chips”. community.arm.com. 27 February 2017. Retrieved 8 April 2020. the cumulative deployment of 100 billion chips, half of which shipped in the last four years. [..] why not a trillion or more? That is our target, seeing a trillion connected devices deployed over the next two decades. ↩
“MCU Market on Migration Path to 32-bit and ARM-based Devices: 32-bit tops in sales; 16-bit leads in unit shipments”. IC Insights. 25 April 2013. Archived from the original on 7 July 2014. Retrieved 29 May 2026. ↩
Turley, Jim (18 December 2002). “The Two Percent Solution”. embedded.com. Archived from the original on 15 February 2023. ↩
Prickett Morgan, Timothy (1 February 2011). “Arm Holdings eager for PC and server expansion”. The Register. Retrieved 29 May 2026. ↩
McGuire-Balanza, Kerry (11 May 2010). “ARM from zero to billions in 25 short years”. Arm Holdings. Archived from the original on 29 November 2014. Retrieved 8 November 2012. ↩
“ARM Discloses Technical Details Of The Next Version Of The ARM Architecture”. www.arm.com (Press release). 27 October 2011. Archived from the original on 1 January 2019. Retrieved 29 May 2026. ↩
“Announcing the ARM Neoverse N1 Platform”. community.arm.com. 20 February 2019. Retrieved 8 April 2020. ↩
Secondary
• • •